Abstract-Electrical characteristics of enhancement-mode n-and pchannel MOSFET's in 100-nm-thick silicon on sapphire (SOS) are reported. Channel mobilities (linear operation) of 500 and 200 cm2/V.s, respectively, have been measured in double solid phase epitaxially (DSPE) improved material. Deep trap levels associated with the Si-sapphire interface were measured in concentrations as low as 1 x 10" cm-*. These results indicate that DSPE-improved SOS films thinned to 100 nm are suitable for application to high-performance down-scaled CMOS circuitry.
I. INTRODUCTION
ILICON on sapphire (SOS) is used for high-speed S low-power CMOS circuitry, but the crystal defect density of as-grown SOS requires that the Si film thickness be 500 nm or more. We have pursued development of high-quality thin ( 5 100 nm) SOS primarily because significant down-scaling of CMOS/SOS devices requires concomitant reduction in vertical device dimensions. Thinner films permit shallow source-drain regions that reach the sapphire substrate, thereby reducing short-channel effects while maintaining low source-drain junction capacitance. Double solid phase epitaxial (DSPE) regrowth [l] has been shown to improve the crystal quality of silicon on sapphire (SOS) without aluminum outdiffusion from the substrate [2] . The defect reduction leads to improvement of electron mobility throughout the film thickness [3] . We report here on the electrical characteristics of n-and p-channel enhancementmode MOSFET's fabricated in 100-nm-thick SOS. We have chosen to focus on two key issues that have placed limits on the applicability of thin SOS films to submicrometer CMOS: carrier mobility and deep traps associated with the %/sapphire interfacial region.
FABRICATION
We prepared DSPE improved 300-nm-thick SOS wafers by the method previously reported [2] . The essential steps were deep amorphization by a 170-keV Si implant to 1 x 1015 cm-2 followed by thermal anneals of 55OoC/2 hr then 100"C/1 h in flowing nitrogen. The top surface of the Si film was then amorphized by a 100-keV Si implant to 1 x lOI5 cm-2 followed by the same anneal cycle. Half of each wafer was Manuscript received August 27, 1987; revised October 28, 1987. shielded during these implants to provide on wafer control devices fabricated in as-grown material. These wafers were then used for fabrication of n-and pchannel MOSFET's; to expedite processing, separate wafers were used for n-and p-channel devices. Other than ion implants all processing steps were identical for each polarity. Boron implants at 75 and 30 keV, 2 x 10I2 cm-2 each, and phosphorous implants at 75 and 150 keV, 2 x 10" cm-2 each, were used to dope the n-and p-channel regions, respectively. Thinning the films was accomplished by growth of a 350-nm-thick oxide at 875°C in steam. Except that no island definition was used, conventional Si gate MOS/SOS processing followed with the characteristics shown in Table I . The post-fabrication film thickness t, was measured by interferometric measurements and by spreading resistance to be 100 nm. SUPREM I11 process modeling showed that the final n-and p-channel doping densities were essentially uniform throughout the 100-nm film thickness at NA = 2 x 10l6 cm-3 and No = 1 x 1016 cmP3, respectively.
RESULTS AND DISCUSSION
In Table I1 we summarize the electrical characteristics of nand p-channel MOSFET's fabricated in 100-nm-thick DSPE and as-grown SOS. The performance of DSPE SOS approached or exceeded that of bulk Si in all measured U.S. Government work not protected by U.S. copyright characteristics and greatly exceeded performance in as-grown SOS. Both n-and p-channel devices exhibited classical behavior in the saturation region; of particular note was an absence of the kink effect in the thin n-channel devices. This observation has been reported by Colinge in thin SO1 devices [4] . Leakage currents (I Vdl = 5 V) were 10-lo and A/ pm for n-and p-channel DSPE devices, respectively. The low p-channel leakage confirms that A1 outdiffusion did not occur [2] . Island isolation and channel doping adjustments are expected to reduce the relatively high n-channel leakage.
The DSPE improvement process led to a 5: 1 improvement in peak electron mobility and a 2: 1 improvement in peak hole mobility. The relatively larger mobility improvement for electrons compared to holes can be attributed to decreased compressive stress [5] in addition to reduced defect densities in the DSPE SOS films. Improved crystallinity of the DSPE regrown Si film reduced defect scattering for both carrier types while decreased compressive stress raised the electron mobility [6] and lowered the hole mobility [7] . Similar relative behavior has been observed for electrons and holes in zonemelting recrystallized Si on Si02 on sapphire under compressive stress [8] .
Linear region transconductance (I V d ( = 0.05 V) as a function of gate bias for n-and p-channel MOSFET's is shown in Fig. 1 . Also shown are plots of low field carrier mobility obtained from tnese data. As observed with bulk Si devices, the 100-nm-thick DSPE devices showed a sharp rise in g, as the inversion channel formed followed by a decrease in transconductance as surface scattering increased due to higher transverse electric fields with increasing V,. The devices fabricated in 100-nm as-grown SOS, on the other hand, displayed a monotonic rise in g, with V,, similar to results reported by Hsu [9] . This behavior can be attributed to the dominance of defect scattering over field-dependent surface scattering in 100-nm as-grown SOS.
Threshold voltages, indicated by arrows in Fig. 1 , for nand p-channel devices fabricated in as-grown 100-nm-thick SOS, were larger in magnitude than were expected from device design parameters. In contrast, identical devices fabricated in 100-nm-thick DSPE SOS had threshold voltages with significantly smaller magnitudes than the devices made in as-grown material. Sasaki and Togei [lo] have reported shifts toward more enhancement-mode behavior in MOSFET's fabricated in progressively thinner films of as-grown SOS, which they attributed to the presence of deep donor and acceptor levels associated with the crystal defects concentrated near the Si-sapphire interface. The considerably smaller threshold shifts seen in the 100-nm DSPE devices suggest that the deep levels blamed for threshold shifts in as-grown SOS are present in significantly reduced amounts in the regrown films.
Using the two-level trap model of Sasaki and Togei combined with the threshold voltage data reported here, we have estimated the trap densities in 100-nm-thick as-grown and DSPE SOS. In this model, deep levels associated with the Si-sapphire interface were treated as a spatially distributed concentration of states whose density decreased exponentially with distance from the interface. These deep acceptor and donor levels were assumed to be situated at an energy ET above and below the mid-gap point, respectively. Shown in Fig. 2 , these levels were identified with the crystalline defects present in large concentrations in as-grown SOS [12] and in significantly reduced concentrations in DSPE SOS [ 131. An alternate model proposed by Worley [ 1 13 considered the effect of deep levels located entirely at the Si-sapphire interface on threshold voltage in think fully depleted, SOS devices. We have chosen to apply the former model to our data because the distributed trap model is in better agreement with experimental measurements of threshold voltages in thin as-grown SOS devices [lo, 111. For a thin, lightly doped Si film, fully depleted at inversion, the difference between n-and p-channel threshold voltages is given by [lo] where we have assumed the same gate material for both n-and p-channel devices. N i A and N i D are ionized deep acceptor and donor areal concentrations, Cox is the oxide capacitance, and 4, is the built-in potential taken to be 0.35 eV. Fixed charges located at the respective Si interfaces were assumed to have the same polarity and magnitude in both device types and thus did not affect the threshold voltage difference. C-V measurements made on bulk Si wafers processed simultaneously with the SOS wafers yielded Si-Si02 interface state densities less than loko cm-2. Assuming comparable densities in SOS, the Si-Si02 interface states were expected to play a negligible part in determining threshold voltages. Using (1) combined with device parameters taken from Table I and  threshold data from Table I1 we obtained the ionized trap density. These results are summarized in Table 11 .
Total areal trap densities NTA and NTD were obtained from the ionized trap densities by calculating the depth X from the inverted Si-Si02 interface to the point in the film where the deep acceptor level (n-channel case) arises above the Fermi level (see Fig. 2 ) . For the very thin films studied here we assumed the total trap concentration to be constant throughout the film thickness. Under these conditions, integration of Poisson's equation from the Si-Si02 interface to X for asgrown SOS in which NTA s NAt, yields ---4 0
26,
where do = 4, -ET and E , is the permittivity of silicon. Taking ET = 0.18 eV [lo] we obtained X = 30 nm. Thus, for as-grown 100-nm SOS the total deep acceptor density (assumed here to be equal to the deep donor density) is ( N i A + NiD)t,/2X = 2.5 x 1Ol2 cm-2 in good agreement with backgate C-V measurements [ 141. A similar calculation applied to the DSPE SOS where N T~ -NAt, gave X -100 nm. All of the respective deep levels were therefore ionized in the 100-nm-thick DSPE devices at inversion yielding NTA -( N i A + NT,)/2 = 1 x 10" cm-2. This trap density is comparable to back interface-state densities measured in laser-recrystallized polysilicon on Si02 [ 151.
IV. CONCLUSION
Enhancement-mode n-and p-channel MOSFET's fabricated in 100-nm-thick DSPE improved SOS had inversion-channel mobilities that compare favorably to bulk Si. The same process that led to these improvements in carrier mobility also reduced near-interfacial trap densities by over an order of magnitude to a level comparable to those measured in other SO1 materials. We conclude that 100-nm-thick DSPE SOS is suitable for application to high-performance CMOS circuitry that is down-scalable into the sub-half micrometer range of lateral dimensions.
